This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
projects:homelab:clearfog_cx_lx2:build_uefi [2024/09/30 15:47] – [Steps] monospace Andrew Yong | projects:homelab:clearfog_cx_lx2:build_uefi [2024/10/01 16:47] (current) – [Valid Speed Settings] Andrew Yong | ||
---|---|---|---|
Line 8: | Line 8: | ||
===== Steps ===== | ===== Steps ===== | ||
- | * '' | + | * '' |
* '' | * '' | ||
- | * '' | + | * '' |
* '' | * '' | ||
* '' | * '' | ||
Line 16: | Line 16: | ||
===== Valid Speed Settings ===== | ===== Valid Speed Settings ===== | ||
- | * **SOC_SPEED: | + | * **SOC_SPEED: |
* // | * // | ||
- | * **BUS_SPEED: | + | * **BUS_SPEED: |
* // | * // | ||
* //0b01011 - 11:1 - is a reserved value// | * //0b01011 - 11:1 - is a reserved value// | ||
Line 26: | Line 26: | ||
- //QorIQ LX2160A Reference Manual, 4.9.8.9 Reset Control Word (RCW) Register Descriptions.// | - //QorIQ LX2160A Reference Manual, 4.9.8.9 Reset Control Word (RCW) Register Descriptions.// | ||
+ | ==== Anecdotal Tips ==== | ||
+ | |||
+ | * Overclocking SOC_SPEED = 2200 MHz is stable for most LX2160A; even higher speeds can be set but will be unstable | ||
+ | * Overclocking BUS_SPEED = 800 MHz caused core lockups on heavy PCIe load for me | ||
===== Other Build Options ===== | ===== Other Build Options ===== | ||
+ | * **AMDGOP**: **(undefined)**, | ||
+ | * Undefined: Build UEFI GOP driver (for full-resolution graphical UEFI boot) | ||
+ | * " ": Do not build UEFI GOP driver | ||
* **BIFURPCI**: | * **BIFURPCI**: | ||
* Undefined: SerDes 3 protocol (SRDS_PRTCL_S3) = PCI Gen 3 x8 | * Undefined: SerDes 3 protocol (SRDS_PRTCL_S3) = PCI Gen 3 x8 |